# **SPECIFICATION**



Date:2023-11-08 15:55



# Specification HPT2-1200M,Gen 5 9PA12A2405

## FSP1200-50AJB,Gen 5 9PA12A2406



## Content

1 · General
2. Input Specification
2.1 × AC Input
2.2 · Input over Current Protection
2.3  Inrush Current Limiting5
2.4 \ Input Under Voltage6
3. \ DC Output
3.1 Voltage Regulation
3.2 · Remote Sensing
3.3      Power Distribution
3.4      Cross Load Regulation7
3.5 · Efficiency
3.6 · Energy Star & ErP8
3.7 × Ripple Noise
3.8      Transient Response
3.9 · Capacitive Load
3.10 \ Hold Up Time
3.11  • Over Voltage Protection
3.12 Short Circuit Protection
3.13 \ No Load Operation



3.14  • Over Current Protection
3.15 • Over Power Protection
3.16 • Over Temperature Protection
4.0 System specification
4.1  Power Good Signal PWR_OK
4.3 · +5Vsb
4.4 > Power-on Time
4.5 × Rise Time
<ul> <li>4.6 &lt; Over Shoot at Turn-on / Turn-off</li></ul>
4.9 · Power Excursion
5.0 · Mechanical
5.1 · Dimension
5.2 · Airflow / Fan / Fan Speed Control1
5.3 \ DC Cables
6.0 • Environmental
6.1 \ MTBF
6.2   Operation Temperature
6.3 · Altitude
6.4 • Mechanical Shock
7.0 · Regulatory



## **Reversion History**

Ver.	Description	Date	Author
1.0	Initial	2022/05/26	Roy



## 1 · General

This document is defined for HPT2-1200M series specification that complies with newest ATX 12V V3.0 and EPS 12V V2.92 standards. Regarding to energy saving purpose, the PSU shall pass energy star 8.0 and ErP 2013 requirement. All models have to be certificated by 80 PLUS Platinum Level.

## 2. • Input Specification

## 2.1 · AC Input

Table 1 lists AC input voltage and frequency requirements for continuous operation. The power supply shall be capable of supplying full-rated output power from voltage ranges rated 100 to 240 VAC RMS nominal. The power supply shall automatically recover from AC power loss.

Parameter	Minimum	Nominal	Maximum	Unit		
Vin	90	100~240	264	Vrms		
Vin Frequency	47	50 or 60	63	Hz		
lin	12A @ 115 V <sub>AC</sub> ~ 6A @ 230V <sub>AC</sub> Arms					
PFC	PF ≥ 0.95@ Full Load					

Table 1: AC Input Requirements

## 2.2 \ Input over Current Protection

The power supply shall incorporate primary fusing for input over-current protection to prevent damage to the power supply and meet product safety requirements. Fuses should be slow-blow-type or equivalent to prevent nuisance trips

## 2.3 • Inrush Current Limiting

Maximum inrush current from power-on (with power-on at any point on the AC sine) and including, but not limited to, three line cycles, shall be limited to a level below the surge rating of the AC switch if present, bridge rectifier, and fuse components. Repetitive ON/OFF cycling of the AC input voltage should not damage the power supply or cause the input fuse to blow.



## 2.4 \ Input Under Voltage

The power supply shall contain protection circuitry such that the application of an input voltage below the minimum specification and shall not cause damage to the power supply.

## 3. • DC Output

## 3.1 · Voltage Regulation

The DC output voltages shall remain within the regulation ranges shown in Table 2 when measured at the load end of the output connectors under all line, load, and environmental conditions.

Output	Range	Minimum	Nominal	Maximum	Units
+ 3.3V	± 3%	+ 3.20	+ 3.30	+ 3.40	Volts
+ 5V	± 3%	+ 4.85	+ 5.00	+ 5.15	Volts
+ 12V(0~10% Load)	± 3%	+ 11.64	+ 12.00	+ 12.36	Volts
+ 12V(10%~100% Load)	± 1%	+ 11.88	+ 12.00	+ 12.12	Volts
- 12V	± 10%	- 13.20	- 12.00	- 10.80	Volts
+ 5V <sub>SB</sub>	± 3%	+ 4.85	+ 5.00	+ 5.15	Volts

#### Table 2: DC Output Voltage Regulation

## 3.2 · Remote Sensing

The +12 VDC and +5 VDC output levels must be equal to or greater than the +3.3 VDC output at all times during power-up and normal operation. The time between any output of +12 VDC and +5 VDC reaching its minimum in regulation level and +3.3 VDC reaching its minimum in-regulation level must be  $\leq$  20ms.

## 3.3 • Power Distribution

It should not be inferred that those three models must conform to these tables. The power supply designed to meet the information in the tables will work for all system configurations under total power consumption.




AC INPUT	1	00-240	√~ 12-6A	50-60H	lz
DC OUTPUT	+3.3V	+5V	+12V	-12V	+5Vsb
MAX CURRENT	20A	20A	100A	0.3A	ЗA
MAX COMBINED	120W 1200W 3.6W 15W				
TOTAL	1200W				

Note: The PSU shall deliver total power output wattages continuously when ambient temperature is under 50°C without damage and the maximum fan speed shall be controlled by fan curve chart.

## 3.4 Cross Load Regulation

The DC load voltages shall remain within the regulation ranges shown in the following tables when measured at the load end of the output connector. The PSU needs to be checked the last connector on modular cables.





## 3.5 · Efficiency

The power supply required minimum is 89% efficient under "Full" load, 92% under "typical" load, and 90% in a "light" load or idle condition. The efficiency of the power supply should be tested at nominal input voltage of 115VAC input. The loading condition for testing efficiency shown in table below represents a fully loaded system, a ~50% (typical) loaded system, and a ~20% (light) loaded system.

Specification		20% Loading		50% Loading		100% Loading	
Efficiency		Efficiency 90% 92%		2%		89%	
					1		
	Loading	+3.3V	+12V	-12V	+5V	+5Vsb	
	100%	12.96	89.64	0.27	12.96	2.69	
	50%	6.48	44.84	0.13	6.48	1.34	
	20%	2.59	17.92	0.05	2.59	0.54	

## 3.6 · Energy Star & ErP

The PSU shall meet ENERGY STAR 8.0 and ErP 2013 requirements, and other low Power system demands, It is recommended that the +5 VSB standby supply efficiency should be as high as possible. Standby efficiency is measured with the main outputs off (PS\_ON# high state). Standby efficiency should be as shown in Table below.


## 3.7 • Ripple Noise

The output ripple noise requirements listed in Table below should be met throughout the load ranges specified for the appropriate form factor and under all input voltage conditions as specified in Table 1.

Ripple and noise are defined as periodic or random signals over a frequency band of 10 Hz to 20MHz. Measurements shall be made with an oscilloscope with 20 MHz of bandwidth. Outputs should be bypassed at the connector with a  $0.1\mu$ F ceramic disk capacitor and a  $10\mu$ F electrolytic capacitor to simulate system loading. See Figure 1 for the differential noise measurement setup.

Parameter	Maximum	Unit
+ 3.3V	30	mV <sub>p-p</sub>
+ 5V	30	mV <sub>p-p</sub>
+ 12V	60	mV <sub>p-p</sub>
- 12V	100	mV <sub>p-p</sub>
+ 5V <sub>SB</sub>	30	mV <sub>p-p</sub>





#### 3.8 · Transient Response

The table summarizes the expected output transient step sizes for each output. The transient load slew rate is = 5.0 A/us.

Output	Max. Step size (% of rate output amps)	Max. Step Size (amps)
+ 12V	80%	
+ 5V	30%	
+ 3.3V	30%	
- 12V		0.1 A
+ 5V <sub>sb</sub>		0.5 A

Output voltage should remain the regulation limits of DC voltage regulation, and the power supply should be stable when subjected to load transients. from any steady states load, including any or all of the following conditions.

Output	Range	Minimum	Nominal	Maximum	Units
+ 3.3V	± 5%	+ 3.14	+ 3.30	+ 3.46	Volts
+ 5V	± 5%	+ 4.75	+ 5.00	+ 5.25	Volts
+ 12V	± 5%	+ 11.4	+ 12.00	+ 12.6	Volts
- 12V	± 10%	- 13.20	- 12.00	- 10.80	Volts
+ 5V <sub>SB</sub>	± 5%	+ 4.75	+ 5.00	+ 5.25	Volts

#### **Transient Output Voltage**



## 3.9 · Capacitive Load

The power supply should be able to power up and operate normally with the following capacitances simultaneously present on the DC outputs. This capacitive loading should be used to check stability and should not be included for noise testing.

Output Voltage	+ 3.3V	+ 5V	+ 12V <sub>1</sub>	- 12V	+ 5V <sub>SB</sub>
Capacitive Load	3,300µF	3,300µF	3,300µF	330µF	3,300µF

## 3.10 · Hold Up Time

The power supply should maintain output regulation per Section 3.1 despite a loss of input power at the low-end nominal range—115 VAC / 57 Hz or 230 VAC / 47 Hz—at 100% continuous output load as applicable for a minimum of 16ms.

## 3.11 • Over Voltage Protection

The over voltage sense circuitry and reference shall reside in packages that are separate and distinct from the regulator control circuitry and reference. No single point fault shall be able to cause a sustained over voltage condition on any or all outputs.

The PSU shall provide latch-mode Over Voltage Protection for the main outputs only. A remote power OFF/ON cycle is permitted to restore normal operation but is not required. For the 5Vsb a Main AC power OFF/ON cycle is permitted to restore normal operation but is not required.

Output Voltage	Min.	Nom.	Max.	Unit
+ 3.3V	3.76	4.10	4.80	Volts
+ 5V	5.75	6.30	7.00	Volts
+ 12V	13.50	14.50	15.50	Volts



## 3.12 Short Circuit Protection

An output short circuit is defined as any output impedance of less than 0.1 ohms. The PSU shall shut down and latch off for shorting the +3.3V, +5V, or +12V rails to return or any other rails. Short between main output rails and +5Vsb shall not cause any damage to the PSU. The PSU shall either shut down and latch off or fold back for shorting the negative rails. +5Vsb must be capable of being shorted indefinitely, but when the short is renoved, the PSU shall recover automatically or by cycling PS\_ON#.

The PSU shall be capable of withstanding a continuous short-circuit to the output without damage or overstress to the unit (for example, to components, PCB traces, connectors) under the input conditions specified in Secton 2.1.

## 3.13 No Load Operation

No damage or hazardous condition should occur with all the DC output connectors disconnected from the load. The power supply may latch into the shut down state.

## 3.14 Over Current Protection

PSU can't be damaged when OCP occur. Current protection should be designed to limit the current to operate within safe operating conditions.

Output Voltage	Over Current Protection Range				
+3.3V	25A ~ 50A				
+5V	25A ~ 50A				
+12V	130A ~ 150A				

## 3.15 Over Power Protection

The power supply shall shut off when over power (130%~160%, peak load time>10ms) protect occurs.

## 3.16 Over Temperature Protection

The power supply shall include an over-temperature protection sensor, which can trip and shut down the power supply at a preset temperature point. Such an overheated condition is typically the result of internal current overloading or a cooling fan failure. If the protection circuit is non-latching, then it should have hysteresis built in to avoid intermittent tripping.




## 4.0 System specification

## 4.1 • Power Good Signal PWR\_OK

PWR\_OK is a "power good" signal. It should be asserted high by the power supply to indicate that the +12 VDC, +5VDC, and +3.3VDC outputs are above the under-voltage thresholds listed and that sufficient mains energy is stored by the converter to guarantee continuous power operation. Conversely, PWR\_OK should be deasserted to a low state when any of the +12 VDC, +5 VDC, or +3.3 VDC output voltages falls below its under-voltage threshold, or when mains power has been removed for a time sufficiently long such that power supply operation cannot be guaranteed beyond the power down warning time. The electrical and timing characteristics of the PWR\_OK signal are given in table.

Signal Type	+5 V TTL compatible		
Logic level low	< 0.4 V while sinking 4 mA		
Logic level high	Between 2.4 V and 5 V output while sourcing 200 $\mu\text{A}$		
High-state output impedance	1 kΩ from output to common		
Power-on time	T <sub>1</sub> < 200 ms		
PWR_OK delay	100 ms < T₃ < 250 ms		
PWR_OK rise-time	T₄ ≦ 10 ms		
AC loss to PWR_OK hold-up time	T₅ ≧ 16 ms		
Power-down warning	$T_6 \ge 1 ms$		



## 4.2 \ PS\_ON #

PS\_ON# is an active-low, TTL-compatible signal that allows a motherboard to remotely control the power supply in conjunction with features such as soft on/off, Wake on LAN\*,



or wake-on-modem. When PS\_ON# is pulled to TTL low, the power supply should turn on the four main DC output rails: +12 VDC, +5 VDC, +3.3 VDC, and -12 VDC. When PS\_ON# is pulled to TTL high or open-circuited, the DC output rails should not deliver current and should be held at zero potential with respect to ground. PS\_ON# has no effect on the +5 VSB output, which is always enabled whenever the AC power is present. Below table lists PS\_ON# signal characteristics.

The power supply shall provide an internal pull-up to TTL high. The power supply shall also provide de-bounce circuitry on PS\_ON# to prevent it from oscillating on/off at startup when activated by a mechanical switch. The DC output enable circuitry must be SELV-compliant.

The power supply shall not latch into a shutdown state when PS\_ON# is driven active by pulses between 10ms to 100ms during the decay of the power rails.


PS	ON#	Signal	Characteristics
		Signai	enuracceristics

Parameter	Minimum	Maximum
VIL	0	0.8 V
IIL $(V_{IN} = 0.4 V)$		-1.6 mA <sup>1</sup>
$V_{IH} (I_{IN} = -200 \text{ uA})$	2.0 V	
V <sub>IH</sub> open circuit	8-3	5.25 V

NOTES:

1. Negative current indicates that the current is flowing from the power supply to the motherboard.

## **PS\_ON# Signal Characteristics**



## 4.3 <sup>、</sup>+5Vsb

+5Vsb is a standby supply output that is active whenever the AC power is present. This output provides a power source for circuits that must remain operational when the



five main DC output rails are in a disabled state. Example uses include soft power control, Wake on LAN, wake-on-modem, intrusion detection, or suspend state activities.

The power supply must be able to provide the required power during a "wake up" event. If an external USB device generates the event, there may be peak currents as high as 4.0A, lasting no more than 500ms.

Over current protection is required on the +5Vsb output regardless of the output current rating. This ensures the power supply will not be damaged if external circuits draw more current than the supply can provide.

#### 4.4 Power-on Time

The power-on time is defined as the time from when PS\_ON# is pulled low to when the +12 VDC, +5 VDC, and +3.3 VDC outputs are within the regulation ranges specified in Section 3.1. The power-on time shall be less than 200ms (T1 < 200ms).  $+5V_{SB}$  shall have a power-on time of two seconds maximum after application of valid AC voltages.

#### 4.5 · Rise Time

The output voltages shall rise from  $\leq 10\%$  of nominal to within the regulation ranges specified in Section 3.1 within 0.1 ms to 20 ms (0.1 ms  $\leq T_2 \leq 20$  ms).

There must be a smooth and continuous ramp of each DC output voltage from 10% to 90% of its final set—point within the regulation band, while loaded as specified in the Section 3.4. The smooth turn-on requires that, during the 10% to 90% portion of the rise time, the slope of the turn-on waveform must be positive and have a value of between 0 V/ms and [Vout, norminal /0.1] V/ms. Also, for any 5 ms segment of the 10% to 90% risetime waveform, a straight line drawn between the end points of the waveform segment must have a slope  $\geq$  [Vout, nominal / 20] V/ms.

## 4.6 • Over Shoot at Turn-on / Turn-off

The output voltage overshoot upon the application or removal of the input voltage, or the assertion/desertion of PS\_ON#, under the conditions specified in Section 2.1, shall be less than 10% above the nominal voltage. No voltage of opposite polarity shall be present on any output during turn-on or turn-off.



## 4.7 • Reset after Shutdown

If the power supply latches into a shutdown status because of a fault condition on its outputs, the power supply shall return to normal operation only after the fault has been removed and the PS\_ON# (or AC input) has been cycled OFF/ON with a minimum OFF time of 1 second.


## 4.8 $\times$ +5V\_{SB} at AC Power-down

After AC power is removed, the  $+5V_{SB}$  standby voltage output should remain at its steady state value for the minimum hold-up time specified in Section 3.10 until the output begins to decrease in voltage. The decrease shall be monotonic in nature, dropping to 0.0V. There shall be no other perturbations of this voltage at or following removal of AC power.

## 4.9 · Power Excursion

Based on the power budgets and peak power of both the Processor detailed and the PCIe\* Add-in Cards, the following Peak Power Requirements are defined for the Power Supply.

Power Excursion	Time for Power	Testing	Time Constant
% of PSU Rated Size	Excursion (TE)	Duty Cycle	(TC)
100%	Infinite		
120%	100ms	50%	100ms
160%	10ms	25%	30ms
180%	1ms	20%	4ms
200%	100us	10%	900us





## I Testing Duty cycle

Duty Cycle	TE	Power @ T <sub>E</sub>	Tc	Power
10%	100 uS	2400 W	900 uS	980 W
20%	1 mS	2160 W	4 mS	796 W
25%	10 mS	1920 W	30 mS	831 W
50%	100 mS	1440 W	100 mS	898 W

## I PCIe 12VHPWR Connector Define

CARD_PWR_STABLE S1	CARD_CBL_PRES# S2	Sense0 S3	Sense1 S4	Initial Permitted Power at System Power Up	Maximum Sustain Power after Software Configuration
4.7K PU 3.3V	100K PU 3.3V	Gnd (0 Ω)	Gnd (0 Ω)	375W	600W

## I Power excursion Voltage Regulation

Output	Range	Minimum	Nominal	Maximum	Units
+ 3.3V	$\pm 3\%$	+ 3.20	+ 3.30	+ 3.40	Volts
+ 5V	± 3%	+ 4.85	+ 5.00	+ 5.15	Volts
+ 12V	+5%~-7%	+ 11.2	+ 12.00	+ 12.6	Volts



## 5.0 · Mechanical

## 5.1 • Dimension

Mechanical specifications are to be the standard ATX12V (150mm x 190mm x 86mm). The fan guard and rating label will be defined by FSP.

## 5.2 · Airflow / Fan / Fan Speed Control

Exact CFM requirements vary by application and end-use environment, but 80-90 CFM is typical for the fan itself. The noise-sensitive applications, it is recommended that a thermally sensitive fan speed control circuit be used to balance system-level thermal and acoustic performance. The circuit typically senses the temperature of an internal heatsink and/or incoming ambient air and adjusts the fan speed as necessary to keep power supply and system component temperatures within specification.

The power supply fan should be turned off when PS\_ON# is de-asserted (high). In this status, any remaining active power supply circuitry must rely only on passive convection for cooling. In general, more venting in a power supply case yields reduced airflow impedance and improved cooling performance. Intake and exhaust vents should be as large, open, and unobstructed as possible so as not to impede airflow or generate excessive acoustic noise.

## 5.3 \ DC Cables

Base on the OAD drawing define.



## 6.0 · Environmental

The following subsections define recommended environmental specifications and test parameters, based on the typical conditions to which an ATX12V power supply may be subjected during operation or shipment.

## 6.1 · MTBF

FSP requires the MTBF shall be meet 100,000 hours at full load condition. The vendor shall provide test report after MP for a while.

## 6.2 · Operation Temperature

- I Operating ambient:  $0 \sim 50$  °C (At full load, with a maximum temperature rate of change of 5 °C / 10mins., but no more than 10 °C/ hr)
- I Non-operating ambient: -40 ~ 70°C

## 6.3 · Altitude

- I Operation Altitude: 5000 meters
- I Storage Altitude: 6000 meters

## 6.4 • Mechanical Shock

50g, trapezoidal, input; velocity change  $\geq$  170 in/s. Three drops on each of six faces are applied to each sample.(non-operating)

## 6.5 < Random Vibration

 $0.01g^2$ / Hz at 5 Hz, sloping to  $0.02g^2$ / Hz at 20 Hz, and maintaining  $0.02g^2$ / Hz from 20Hz to 500Hz. The area under the PSD curve is 3.13gRMS. The duration shall be 10 minutes per axis for all three axes on all samples. (non-operating)



## 7.0 · Regulatory

Safety Requirement CB 62368 TUV 62368 UL 62368 EMC The product will comply with the requirements set out in the Council Directive 2014/30/EU. FCC FCC Rules Part 15 Class B CE